lowRISC / ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
See what the GitHub community is most excited about today.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
OpenTitan: Open source silicon root of trust
Common SystemVerilog components
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
A minimal GPU design in Verilog to learn how GPUs work from the ground up
Generic Register Interface (contains various adapters)
AXI Adapter(s) for RISC-V Atomic Operations
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication