Skip to content

stm32/boards: Add WeAct_H723VG board support. #17590

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

stm32/boards: Add WeAct_H723VG board support. #17590

wants to merge 2 commits into from
+360 −2

Conversation

yn386
Copy link
Contributor

@yn386 yn386 commented Jul 1, 2025

Summary

This change adds WeAct STM32H723 Core Board support to the STM32 port.

WeAct STM32H723 Core Board:
https://github.com/WeActStudio/WeActStudio.MiniSTM32H723

This board uses STM32H723VG:
https://www.st.com/en/microcontrollers-microprocessors/stm32h723vg.html

Testing

Tested:

  • REPL via USB VCP works.
  • SPI flash is available (8MB) as an internal storage.
  • USB Storage is available.
  • Some peripherals (GPIO, SPI, I2C, Timer) works but not all peripherals are not tested.
  • run-tests.py passed except uart.py:
@@ -4,8 +4,8 @@
 UART 2
 UART 5
 UART 6
-UART(1, baudrate=9600, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=64)
-UART(1, baudrate=2400, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=7, rxbuf=64)
+UART(1, baudrate=9599, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=64)
+UART(1, baudrate=2399, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=7, rxbuf=64)
 0
 3
 4
@@ -14,7 +14,7 @@
 4
 None
 None
-UART(1, baudrate=9600, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=8)
-UART(1, baudrate=9600, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=0)
-UART(1, baudrate=9600, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=4)
-UART(1, baudrate=9600, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=0)
+UART(1, baudrate=9599, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=8)
+UART(1, baudrate=9599, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=0)
+UART(1, baudrate=9599, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=4)
+UART(1, baudrate=9599, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=0)

This is due to clock settings and there is no impact for uart communication.

run-tests.py with this board is available here:
https://github.com/yn386/micropython/tree/test-boards

Trade-offs and Alternatives

There is no negative impact because this change contains only adding board definition.

Remarks

This PR contains following PR because it is needed for using SPI flash as an internal storage.
#17578

yn386 added 2 commits July 1, 2025 19:59
@yn386
stm32: Change SPI IRQ priority.
cbe5c6f 
On STM32H5/STM32H7, SPI flash cannot use as storage device with DMA.
SPI interruption may not be genearated even if DMA transfer has
been done.
This is due to lower priority of SPI interruption than DMA.

This PR changes SPI interrupt priority more higher than DMA's priority.

Signed-off-by: Yuuki NAGAO <[email protected]>
@yn386
stm32/boards: Add WeAct_H723VG board support.
db10210 
This change adds WeAct STM32H723 Core Board support
to the STM32 port.

WeAct STM32H723 Core Board:
https://github.com/WeActStudio/WeActStudio.MiniSTM32H723

This board uses STM32H723VG:
https://www.st.com/en/microcontrollers-microprocessors/stm32h723vg.html

Signed-off-by: Yuuki NAGAO <[email protected]>
@yn386 yn386 marked this pull request as ready for review July 1, 2025 12:50
@github-actions GitHub Actions
Copy link

github-actions bot commented Jul 1, 2025

Code size report:

   bare-arm:    +0 +0.000% 
minimal x86:    +0 +0.000% 
   unix x64:    +0 +0.000% standard
      stm32:    +0 +0.000% PYBV10
     mimxrt:    +0 +0.000% TEENSY40
        rp2:    +0 +0.000% RPI_PICO_W
       samd:    +0 +0.000% ADAFRUIT_ITSYBITSY_M4_EXPRESS
  qemu rv32:    +0 +0.000% VIRT_RV32

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@yn386