
Virtual Secure Platform: A Five-Stage Pipeline Processor over TFHE

Kotaro Matsuoka Ryotaro Banno Naoki Matsumoto Takashi Sato Song Bian


Kyoto University

Cloud Computing



Program & data are in **PLAIN TEXT**

Problem




Program execution may be wiretapped

Just encrypt everything! Client **Cloud Server** Program Execution ~ ~ Wiretapper

Makes wiretapping pointless Proposed method : Virtual Secure Platform 3/11


How can we execute an encrypted program?

- Processor = Logic circuits = Graph of logic gates
- Above question can be reduced to "How can we evaluate logic gates over encrypted bits?"
- One way is Fully Homomorphic Encryption
 - We use TFHE



How can we execute an encrypted program?

- Processor = Logic circuits = Graph of logic gates
- Above question can be reduced to "How can we evaluate logic gates over encrypted bits?"
- One way is Fully Homomorphic Encryption



Target


- 1. High-level language compatibility
 - tradeoff between security and usability
- 2. Speed
 - Operations in FHE are significantly slow
- 3. Open-source implementation
 - Providing reproducibility & possibility to verify implementation


Our Contribution


- 1. High-level language Compatibility
 - Implemented **RISC-V-based ISA** & LLVM based **C compiler**
- 2. Speed
 - Iyokan (FHE gate evaluation engine)
 - Utilizing parallelism
 - Proposed and implemented **CMUX Memory**, an optimized memory structure over TFHE
 - By combining both, VSP achieves **1600x** faster than FURISC, state-of-the-art FHE-based processor emulation
- 3. Open-source implementation
 - Available on **GitHub** <u>https://github.com/virtualsecureplatform/kvsp</u> 6/11


Our Contribution

- 1. High-level language Compatibility
 - Implemented RISC-V-based ISA & LLVM based C compiler
- 2. Speed
 - Iyokan (FHE gate evaluation engine)
 - Utilizing parallelism
 - Proposed and implemented CMUX Memory, an optimized memory structure over TFHE
 - By combining both, VSP achieves **1600x** faster than FURISC, state-of-the-art FHE-based processor emulation
- 3. Open-source implementation
 - Available on GitHub










Pipeline-induced Parallelism


Gates can be executed in parallel
But some cannot (dependency)

Pipeline-induced Parallelism



Gates can be executed in parallel
But some cannot (dependency)


Pipeline-induced Parallelism



Gates can be executed in parallel
But some cannot (dependency)

Pipeline-induced Parallelism

• Divide a circuit into parallelly evaluable circuits



B

D


Gates can be executed in parallel
But some cannot (dependency)

Pipeline-induced Parallelism

• Divide a circuit into parallelly evaluable circuits

Parallelism Exploitation in VSP

- Relies on the physical execution environment
 - Different from physical circuit (naturally parallel)
 - Needs massively parallel architecture and scheduling (lyokan's role)
 - Iyokan can handle multicore CPU & multi GPU



Speed Evaluation

- Evaluation environments
 - Test program: Calculating Hamming distance
 - Case 1: AWS p3.16xlarge (64 vCPUs, 488GB RAM, and 8 V100 GPUs)
 - Case 2: Sakura Koukaryoku (16vCPUs, 128GB RAM, and 1 V100 GPU)
- To utilize parallelism, massive physical capability (= scheduling) is needed

Case	1	2
w/ Pipeline	0.8 s/cycle	1.7 s/cycle
w/o Pipeline	1.3 s/cycle	2.4 s/cycle

Comparison with FURISC

- FURISC
 - State-of-the-art processor over FHE
 - Supports only one instruction, Subtruct Branch if Negative (SBN)
 - No compiler support (VSP has C Compiler support)
- VSP is 1600x faster
 - Exploitation of Parallelism by Iyokan
 - CMUX Memory (Cryptographical optimization specific to TFHE)

Name	sec./cycle	Implementation
VSP	0.8	Public
FURISC	1278 (est.)	Private

Conclusion

- VSP enables offloading computation while keeping the program secret.
- Exploitation of parallelism is important in FHE circuit evaluation.
 - Both gate-level and architectural parallerism
 - Needs massive physical machine capability and scheduling

Thank you for watching!

- Our implementation: <u>https://github.com/virtualsecureplatform/kvsp</u>
- Contact
 - GitHub Discussions:

https://github.com/virtualsecureplatform/kvsp/discussions

• Email: paper@easter.kuee.kyoto-u.ac.jp