Theery’s Post

#hiring CPU Microarchitect, San Jose, United States, fulltime #jobs #jobseekers #careers #SanJosejobs #Californiajobs Apply: https://lnkd.in/dAgWTmEv Seeking experienced Microarchitect Lead Engineer. Responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core is required. The candidate will be responsible for all aspects of the design including Performance, Power, and Area.Minimum QualificationsMS degree in Electrical or Computer Engineering with 5+ years or BS degree with 7+ years of practical experienceThorough knowledge of microprocessor architecture including expertise in one or more of the following areas:-Instruction fetch and decode, branch prediction-Instruction scheduling and register renaming-Out-of-order execution-Integer and Floating-point execution-Load/Store execution, prefetching-Cache and memory subsystemsKnowledge of Verilog and/or VHDLExperience with simulators and waveform debugging toolsKnowledge of logic design principles along with timing and power implicationsPreferred QualificationsExperience with designing RISC-V, ARM, and/or MIPS CPUExperience with Hardware multi-threading, virtualization, and SIMD designsUnderstanding of high-performance techniques and trade-offs in a CPU microarchitectureUnderstanding of low-power microarchitecture techniquesExperience using a scripting language such as Perl or PythonRoles and ResponsibilitiesDrive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU corePerformance exploration- explore high-performance strategies working with the CPU modeling teamMicroarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arriving at detailed specificationsRTL ownership- configurable Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goalsFunctional verification support- assist the design verification strategyPerformance verification support- assist with the verification of RTL design performance goalsDesign delivery- partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power

#hiring CPU Microarchitect, San Jose, United States, fulltime #jobs #jobseekers #careers #SanJosejobs #Californiajobs Apply: https://lnkd.in/dAgWTmEv Seeking experienced Microarchitect Lead Engineer. Responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core is required. The candidate will be responsible for all aspects of the design including Performance, Power, and Area.Minimum QualificationsMS degree in Electrical or Computer Engineering with 5+ years or BS degree with 7+ years of practical experienceThorough knowledge of microprocessor architecture including expertise in one or more of the following areas:-Instruction fetch and decode, branch prediction-Instruction scheduling and register renaming-Out-of-order execution-Integer and Floating-point execution-Load/Store execution, prefetching-Cache and memory subsystemsKnowledge of Verilog and/or VHDLExperience with simulators and waveform debugging toolsKnowledge of logic design principles along with timing and power implicationsPreferred QualificationsExperience with designing RISC-V, ARM, and/or MIPS CPUExperience with Hardware multi-threading, virtualization, and SIMD designsUnderstanding of high-performance techniques and trade-offs in a CPU microarchitectureUnderstanding of low-power microarchitecture techniquesExperience using a scripting language such as Perl or PythonRoles and ResponsibilitiesDrive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU corePerformance exploration- explore high-performance strategies working with the CPU modeling teamMicroarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arriving at detailed specificationsRTL ownership- configurable Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goalsFunctional verification support- assist the design verification strategyPerformance verification support- assist with the verification of RTL design performance goalsDesign delivery- partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power

#hiring CPU Microarchitect, San Jose, United States, fulltime #jobs #jobseekers #careers #SanJosejobs #Californiajobs Apply: https://lnkd.in/dAgWTmEv Seeking experienced Microarchitect Lead Engineer. Responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core is required. The candidate will be responsible for all aspects of the design including Performance, Power, and Area.Minimum QualificationsMS degree in Electrical or Computer Engineering with 5+ years or BS degree with 7+ years of practical experienceThorough knowledge of microprocessor architecture including expertise in one or more of the following areas:-Instruction fetch and decode, branch prediction-Instruction scheduling and register renaming-Out-of-order execution-Integer and Floating-point execution-Load/Store execution, prefetching-Cache and memory subsystemsKnowledge of Verilog and/or VHDLExperience with simulators and waveform debugging toolsKnowledge of logic design principles along with timing and power implicationsPreferred QualificationsExperience with designing RISC-V, ARM, and/or MIPS CPUExperience with Hardware multi-threading, virtualization, and SIMD designsUnderstanding of high-performance techniques and trade-offs in a CPU microarchitectureUnderstanding of low-power microarchitecture techniquesExperience using a scripting language such as Perl or PythonRoles and ResponsibilitiesDrive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU corePerformance exploration- explore high-performance strategies working with the CPU modeling teamMicroarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arriving at detailed specificationsRTL ownership- configurable Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goalsFunctional verification support- assist the design verification strategyPerformance verification support- assist with the verification of RTL design performance goalsDesign delivery- partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power

Good opportunity

Hello Connections!! Hope you are doing well! We are #hiring for a #ASICEngineer/Logic Design Engineer  in Santa Clara, CA role ,Know Anyone Who Might be Interested? Note:- Only W2, No C2C for this Role Experience 6+ years of experience With IP Block Level Design Experience with IP Design, Block Level Design, Lint, RTL, Timing Analysis, UNIX, Verilog If interested then share your resume at [email protected] #ip #intellectualproperty #ipdesign #blockleveldesign #asic #asicdesign #rtl #rtldesign #lint #cdc #verilog #timingclosure #timinganalysis #timing

I’m #hiring. Know anyone who might be interested? #Hiring Alert #urgentrequirements #rtldesign  #Bangalore RTL Requirement JD: 1. Integrate the entire System-on-Chip (SOC) at the top level, with a specific focus on clocking and reset mechanisms. 2. Prioritize clocking and reset integration in the SOC design. 3. Perform block-level integration. 4. Incorporate IP components seamlessly into the SOC. 5. Integrate GPIO functionality within the SOC. 6. Consider low-power design principles as a plus, which will aid in generating UPF (Unified Power Format).   7. Collaborate with the Design-for-Test (DFT) architect to implement scan chain functionality. If interested, please drop CV at [email protected] References are highly appreciated. like & share this post to reach the right person.

I’m #hiring. Know anyone who might be interested? #Hiring Alert #urgentrequirements #rtldesign  #Bangalore RTL Requirement JD: 1. Integrate the entire System-on-Chip (SOC) at the top level, with a specific focus on clocking and reset mechanisms. 2. Prioritize clocking and reset integration in the SOC design. 3. Perform block-level integration. 4. Incorporate IP components seamlessly into the SOC. 5. Integrate GPIO functionality within the SOC. 6. Consider low-power design principles as a plus, which will aid in generating UPF (Unified Power Format).   7. Collaborate with the Design-for-Test (DFT) architect to implement scan chain functionality. If interested, please drop CV at [email protected] References are highly appreciated. like & share this post to reach the right person.

I’m #hiring. Know anyone who might be interested? #Hiring Alert #urgentrequirements  #rtldesign  #Bangalore RTL Requirement JD: 1. Integrate the entire System-on-Chip (SOC) at the top level, with a specific focus on clocking and reset mechanisms. 2. Prioritize clocking and reset integration in the SOC design. 3. Perform block-level integration. 4. Incorporate IP components seamlessly into the SOC. 5. Integrate GPIO functionality within the SOC. 6. Consider low-power design principles as a plus, which will aid in generating UPF (Unified Power Format).   7. Collaborate with the Design-for-Test (DFT) architect to implement scan chain functionality. If interested, please drop CV at [email protected] References are highly appreciated. like & share this post to reach the right person.